MARIAUD ET AL.

Serial No. 09/989,317

Filing Date: NOVEMBER 20, 2001

REMARKS

The Examiner is thanked for the thorough examination of the present application. The drawings have been amended to note that FIG. 1 is prior art, as helpfully pointed out by the Examiner. The specification has been amended to correct the noted informality and a few minor typographical errors. Claims 5, 7, 11, 12, 20, and 22 have also been amended to correct the noted informalities. Independent Claims 5, 11, 17, 20, and 22 have also been amended to more clearly define the subject matter thereof over the prior art.

In view of the amendments and the supporting arguments presented in detail below, it is submitted that all of the claims are patentable.

I. The Claimed Invention

The present invention is directed to a computer system. As recited in amended independent Claim 5, for example, the computer system includes a master apparatus and a slave apparatus for communicating therewith via a universal serial bus (USB) protocol. The slave apparatus includes a sending/receiving circuit for sending and receiving binary information to and from the master apparatus and supplying status signals based thereon, and a plurality of state latches and control circuitry cooperating therewith for receiving the status signals from the sending/receiving circuit and supplying state signals of the sending/receiving circuit based thereon. The slave apparatus further includes a microprocessor for processing applications of

MARIAUD ET AL.

Serial No. 09/989,317

Filing Date: NOVEMBER 20, 2001

the slave apparatus and also for processing the binary information received by the sending/receiving circuit. Furthermore, an interruption state latch and a control circuit cooperating therewith supply an interruption signal once the start of a new message has been acknowledged and recorded by the sending/receiving circuit when the microprocessor is unavailable.

As such, the slave apparatus in accordance with the present invention may advantageously allow, at the end of a message, an acceptance of the start of a following message while the microprocessor is unavailable, without the need for resending the start of the message. Independent Claim 11 is directed to a similar computer system, independent Claim 17 is directed to a similar slave apparatus, and independent Claims 20 and 22 are directed to related methods. Each of these claims has been amended similar to Claim 5 to recite that the interrupt signal is generated when the microprocessor is unavailable.

II. The Claims Are Patentable

The Examiner rejected independent Claims 5, 11, 17, 20 and 22 over the prior art discussed in the background of the present application (the "admitted prior art"). In particular, the admitted prior art describes a typical master-slave computer system arrangement, such as the one illustrated in FIG. 1 of the present application. Beginning on page 2, line 29, it is noted that during different transfer stages between the master apparatus and the slave apparatus, there are provisions which allow the master apparatus to repeat its part of the message IN

In re Patent Application of: MARIAUD ET AL.

Serial No. 09/989,317

Filing Date: NOVEMBER 20, 2001

and OUT while the microcontroller (i.e., microprocessor) of the slave apparatus is unavailable. If the phase that follows is a start phase and its microcontroller is unavailable, the slave apparatus returns no signal (no NAK, nor STALL, nor ACK signal), which is interpreted by the master apparatus as a transmission error. In such case the master apparatus resends the message.

Such an operation only appears if the time period during which the salve microcontroller is unavailable exceeds a time interval separating two consecutive messages. However, in high-speed data transfers, these time intervals between two messages are increasingly short. Yet, the microcontroller of the slave apparatus has to perform more and more tasks, while the time periods during which it is unavailable are longer and longer.

At the end of the transfer stages, an interruption of the microcontroller to process the part of the transmitted message may be requested. To this end, a flag CTR is set to the logic 1 state to indicate that an interruption is requested (see FIG. 3(d) of the present application). After a certain time (which depends on the application), the interruption requested by the USB bus is processed. At the end of the interruption, the program executed by the microcontroller returns the flag CTR to the logic 0 state, thus authorizing the transfer of the following part of the message. A software state machine then processes the information concerning the event of the USB message extracted by the interruption routine.

As a result of the above operations, no transfer over the USB bus is authorized when the flag is in the logic 1 state. In re Patent Application of: MARIAUD ET AL.

Serial No. 09/989,317

Filing Date: NOVEMBER 20, 2001

There is, therefore, a dependency between the time for processing an interruption and the time delay in accepting the following transfer, the time for processing the interruption being linked to microcontroller's operating frequency. Further, the time delay between each transaction depends on the master apparatus in that if that time delay is shorter than the minimum time for processing an interruption by the microcontroller, the following transfer cannot be authorized. This can result in the failure of the transaction.

The above-noted independent claims have been amended to recited that the interruption state latch and a control circuit cooperate for supplying an interruption signal once the start of a new message has been acknowledged and recorded by the sending/receiving circuit when the microprocessor is unavailable. Accordingly, the slave apparatus advantageously allows, at the end of a message, an acceptance of the start of the following message while the microprocessor is unavailable. That is, the claimed invention advantageously allows the first part of a new message to be received while the microprocessor is not available, in stark contrast to the admitted prior art. See, e.g., page 3, lines 14 - page 4, line 16 of the originally filed specification.

Accordingly, since none of the prior art of record teaches or fairly suggests all of the features recited in independent Claims 5, 11, 17, 20 and 22, it is respectfully submitted that these claims are patentable. Their respective dependent claims, which recite yet further distinguishing features, are also patentable over the prior art and require no further discussion herein.

MARIAUD ET AL.

Serial No. 09/989,317

Filing Date: NOVEMBER 20, 2001

CONCLUSIONS

In view of the foregoing, it is submitted that all of the claims are patentable. Accordingly, a Notice of Allowance is respectfully requested in due course. Should any minor informalities need to be addressed, the Examiner is encouraged to contact the undersigned attorney at the telephone number listed below.

Respectfully submitted,

J∯HN F. ŬOODSON, II

Reg. No. 45,236

Allen, Dyer, Doppelt, Milbrath & Gilchrist, P.A.

255 S. Orange Avenue, Suite 1401

Post Office Box 3791 Orlando, Florida 32802

Telephone: 407/841-2330

Fax: 407/841-2343

Attorney for Applicants

MARIAUD ET AL.

Serial No. 09/989,317

Filing Date: NOVEMBER 20, 2001

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: MS Amendment, Commissioner of Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 12th day of October, 2004.

18